

FIG. 1




FIG. 2





The diagram illustrates a memory array architecture, labeled FIG. 4. It features a central memory array divided into a left section and a right section. The left section is labeled "LEFT MEMORY ARRAY" and contains rows labeled LWL4, LWL3, LWL2, and LWL1. The right section is labeled "RIGHT MEMORY ARRAY" and contains rows labeled RWL4, RWL3, RWL2, and RWL1. A central block labeled "OFF BOUNDARY ROW ADDRESS DECODER 402" is connected to the memory arrays. The decoder has inputs for "START ADDRESS" and "SEQUENCE #", and outputs for "LWL(N-1)" and "RWL(N-1)". The memory arrays are connected to "404L" and "404R" data buses. The left section is also connected to a "408L LEFT SAA/DAVE" block, and the right section is connected to a "408R RIGHT SAA/DAVE" block. These blocks are connected to a "DATA BUS" and a "COLUMN SELECT DECODER". The decoder has inputs for "CLK", "LB", "START ADDRESS", and "SEQUENCE #", and outputs for "408L" and "408R". The decoder is also connected to a "410" block, which is connected to the "DATA BUS".

116.4

2014250 3963400




FIG. 5A




FIG. 5B

2042330 99632001




FIG. 6